Code No: 154AN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year II Semester Examinations, March - 2022 DIGITAL ELECTRONICS

(Electrical and Electronics Engineering)

Max. Marks: 75

	-	**
Time:	3	Hours

Answer any five questions All questions carry equal marks

1.a)	Perform arithmetic operation using 2's complement method.	
	i) -70 - 85 ii) 130 - 65	
b)	How to interface CMOS and TTL gates.	
c)	What are the advantages of Tri-state logic?	[7+4+4]
2.a)	Simplify the Boolean expression using K-map and draw the logic diagram.	
	$F(A,B,C,D) = \sum M(0,1,5,12,1,3,15) + d(1,3,6)$	
b)	Realise a full adder using the 3×8 decoder.	[8+7]
3.a)	Develop the logic circuit diagram and table for 4-bit ring counter and working.	explain the
b)	What is a glitch? Design and show the timing diagram for a Mod 6 a	synchronous
,	counter showing the glitches in the diagram.	[6+9]
(a)	With a next block achematic describe the working of a successive and	montion
4.a)	ADC and illustrate it with a guitable example	proximation
1.)	Explain the working of Elach type ADC	[10+5]
0)	Explain the working of Flash type ADC.	[10+3]
5 a)	Bring out the differences by year 2 PAL and PLA	
J.a) b)	Implement $F = \sum m(2 + \sqrt{2} + 7)$, using PAI	
0) a)	Compare CPL De and CPCAe	[5+5+5]
0)	Compare CrLDs and FrOAs	[3+3+3]
6 a)	Distinguish between Sequential and combinational circuits	
b)	Design a mod-11 asynchronous counter using T flin flons and disc	uss its
0)	disadvantages	[5+10]
	disadvantages.	[3+10]
7.a)	What are fast adders? Design a 4 bit, carry look ahead adder, showing	the logical
,)	diagram.	,
b)	Design a BCD to decimal decoder.	[8+7]
8 a)	Compare the characteristics of TTL and CMOS logic families	
0.aj	$\sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i$	1

b) Minimize the Boolean expression F=AB'C'+C'D+BD'+A'C using K-map and implement the logic circuit using NAND gates only. [6+9]

---00000----

Download all NOTES and PAPERS at StudentSuvidha.com